Monday, October 17, 2005

SC Decoder

Today I satrted to model SC- Decoder.
I found one problem that In TDD mode only a single Frame
preamble defined in a frame which can be as long as 2ms.
I can detect the preamble and I can lock the SS's clock to BS's.
But the locked clock must have an error.
If we have 1 ppm error , the clock offset will be accumulated 2pi*20
during 2 ms.
I don't think it's easy to have such accuracy.
It seems that I have to track the clokc offset even in 64-QAM mode.

1 Comments:

At 8:34 PM, Blogger Andrea Peterson said...

Verisign Adds Content Aggregator Moreover
Read how this technology advancement represents a quantum leap forward in simultaneous processing ... The new services will make it easier for publishers and bloggers to distribute and track their content, as well as for our enterprise and Web portal customers to improve the reliability and quality of their feeds as the demand for RSS and Blog ...
Find out how you can buy and sell anything, like things related to private road construction on interest free credit and pay back whenever you want! Exchange FREE ads on any topic, like private road construction!

 

Post a Comment

<< Home